Skip to content
Snippets Groups Projects

Home · Changes

Page history
convert html tables to markdown authored by OHWR Gitlab support's avatar OHWR Gitlab support
Hide whitespace changes
Inline Side-by-side
Showing
with 18 additions and 64 deletions
Home.md
View page @ 3b035221
......@@ -76,72 +76,26 @@ view](https://www.ohwr.org/project/afc/uploads/5372faa7cec5cbc101eb8f5c0f0cfa8a/
## Project status
<table>
<tbody>
<tr class="odd">
<td><strong>Date</strong></td>
<td><b> Event </b></td>
</tr>
<tr class="even">
<td>23-07-2012</td>
<td>Digital back-end for Sirus BPM schematics started. Creotech is in charge of the boards design.</td>
</tr>
<tr class="odd">
<td>12-09-2012</td>
<td>First version of schematics pushed to the repository.</td>
</tr>
<tr class="even">
<td>24-09-2012</td>
<td>Proposal for cooling, carrier and backplane components placement.</td>
</tr>
<tr class="odd">
<td>09-11-2012</td>
<td>Project redefinition: backplane and enclosure will use MicroTCA.4 COTS hardware. The FPGA board should be an AMC board compliant with MTCA.4.</td>
</tr>
<tr class="even">
<td>1-04-2013</td>
<td>PCB finished.</td>
</tr>
<tr class="odd">
<td>29-04-2013</td>
<td>PCB assembled, still waiting for panels from ELMA.</td>
</tr>
<tr class="even">
<td>29-05-2013</td>
<td>PCIe works, SDRAM works, clocks work.</td>
</tr>
<tr class="odd">
<td>8-09-2013</td>
<td>Next production batch (10 pieces) of the board started. Applied several cosmetic changes but 100% backward compatibility is preserved.</td>
</tr>
<tr class="even">
<td>01-10-2013</td>
<td>Batch of 10 pcbs delivered</td>
</tr>
<tr class="odd">
<td>01-11-2013</td>
<td>All boards up and running</td>
</tr>
<tr class="even">
<td>20-03-2014</td>
<td>Version 3 with RTM ready for production</td>
</tr>
<tr class="odd">
<td>10-04-2014</td>
<td>7 pieces produced</td>
</tr>
<tr class="even">
<td>17-05-2014</td>
<td>PTS finished</td>
</tr>
<tr class="odd">
<td>20-05-2014</td>
<td>Tests finished. 6.5 Gbit/s operation verified with RTM-SFP-8</td>
</tr>
</tbody>
</table>
|**Date**|**Event**|
|----|----|
|23-07-2012|Digital back-end for Sirus BPM schematics started. Creotech is in charge of the boards design.|
|12-09-2012|First version of schematics pushed to the repository.|
|24-09-2012|Proposal for cooling, carrier and backplane components placement.|
|09-11-2012|Project redefinition: backplane and enclosure will use MicroTCA.4 COTS hardware. The FPGA board should be an AMC board compliant with MTCA.4.|
|1-04-2013|PCB finished.|
|29-04-2013|PCB assembled, still waiting for panels from ELMA.|
|29-05-2013|PCIe works, SDRAM works, clocks work.|
|8-09-2013|Next production batch (10 pieces) of the board started. Applied several cosmetic changes but 100% backward compatibility is preserved.|
|01-10-2013|Batch of 10 pcbs delivered|
|01-11-2013|All boards up and running|
|20-03-2014|Version 3 with RTM ready for production|
|10-04-2014|7 pieces produced|
|17-05-2014|PTS finished|
|20-05-2014|Tests finished. 6.5 Gbit/s operation verified with RTM-SFP-8|
-----
Filip Świtakowski - 29 Jan 2015