No commit message

users.md

+# Users of the VME64x core
+
+The VME64x core can be used in many ways. If you use the core, please
+inform [me](mailto:Erik.van.der.Bij@cern.ch) about it.
+
+-----
+
+## Known users
+
+  - [CERN](http://cern.ch)
+      - [SVEC VME FMC carrier](https://www.ohwr.org/project/svec/wiki)
+        with [Fine Delay
+        card](https://www.ohwr.org/project/fmc-delay-1ns-8cha/wiki)
+      - [VFC VME FMC carrier](https://www.ohwr.org/project/vfc/wiki)
+        (tested, but not used in an application)
+  - [GSI](http://gsi.de/)
+      - Modified the core for the [VETAR
+        carrier](https://www.ohwr.org/project/gsi-timing-starter-kit/wikis/VETAR)
+        using different buffers and VME (not VME64x) (May 2013,
+        C.Prados)  
+        The VETAR card carrier is the new VME front-end controller (FEC)
+        for the [FAIR
+        facility](https://www-acc.gsi.de/wikis/Timing/WebHome). Based on
+        Altera FPGAs (Arria II GX), provides two Micro High Speed
+        Terminal Strip connectors (that will be replaced with FMC
+        connectors), fast SRAM and stored possibilities (EEPROM, Flash
+        and parallel Flash).
+
+-----
+
+Erik van der Bij - 29 May 2013
+