Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
A
Absolute Encoder VHDL core
Manage
Activity
Members
Labels
Plan
Issues
0
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Absolute Encoder VHDL core
Wiki
Home
Home
· Changes
Page history
No commit message
authored
9 years ago
by
Fabien Le Mentec
No commit message
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
Home.md
+9
-0
9 additions, 0 deletions
Home.md
with
9 additions
and
0 deletions
Home.md
View page @
57b56f5a
...
...
@@ -37,12 +37,21 @@ pipeline:
-
configurable master clock frequency
-
configurable data length
-
static timeout
<!-- end list -->
-
ENDAT
-
send position mode version 2.1 only
-
no CRC check
<!-- end list -->
-
BISS
-
point to point configuration only
-
no interleaved bit support (ie. CDS, CDM)
<!-- end list -->
-
SSI
-
optional gray data coding (master only)
-
optional parity bit (not checked)
...
...
This diff is collapsed.
Click to expand it.