Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
A
Absolute Encoder VHDL core
Manage
Activity
Members
Labels
Plan
Issues
0
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Projects
Absolute Encoder VHDL core
Commits
f03ada91
Commit
f03ada91
authored
9 years ago
by
Fabien Le Mentec
Browse files
Options
Downloads
Patches
Plain Diff
doc: HSSL
parent
cfccec5c
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
doc/main.pdf
+0
-0
0 additions, 0 deletions
doc/main.pdf
doc/main.tex
+5
-0
5 additions, 0 deletions
doc/main.tex
with
5 additions
and
0 deletions
doc/main.pdf
+
0
−
0
View file @
f03ada91
No preview for this file type
This diff is collapsed.
Click to expand it.
doc/main.tex
+
5
−
0
View file @
f03ada91
...
...
@@ -105,6 +105,11 @@ The master implements the following data conversion pipeline:
\item
optional gray data coding (master only),
\item
optional parity bit (not checked).
\end{itemize}
\item
HSSL
\begin{itemize}
\item
reader only,
\item
stand alone, no master or slave interface.
\end{itemize}
\end{itemize}
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment