core: fixed unwanted destination register write when a MUL instruction is followed by a stalling instruction