Skip to content
GitLab
Explore
Sign in
This is an archived project. Repository and other project resources are read-only.
hdl-core-lib
ddr3-sp6-core
Repository
Branches
Overview
Active
Stale
All
spec_bank3_32b_32b
c97c2623
·
Modify top Manifest for spec_bank3_32b_32b branch.
·
Jul 19, 2013
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
spec_bank3_64b_32b
7496ea02
·
Modify top Manifest for spec_bank3_64b_32b branch.
·
Jul 19, 2013
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
svec_bank4_32b_32b_bank5_32b_32b
270ad842
·
Modify top Manifest for svec_bank4_32b_32b_bank5_32b_32b branch
·
Jul 19, 2013
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
svec_bank4_64b_32b_bank5_64b_32b
dc197e6e
·
Modify top Manifest for svec_bank4_64b_32b_bank5_64b_32b branch.
·
Jul 19, 2013
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
vfc_bank1_32b_32b
496d969a
·
Modify top Manifest for vfc_bank1_32b_32b branch.
·
Jul 19, 2013
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
vfc_bank1_64b_32b
5c639eab
·
Modify top Manifest for vfc_bank1_64b_32b branch.
·
Jul 19, 2013
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
dev_theim
default
3b7baa89
·
Deadlock fix, to be tested
·
Jun 23, 2015
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
develop
004faf64
·
Improve performance in the Wishbone interface
·
Jul 12, 2015
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar
master
bb5b8f75
·
sim: auto-include ddr3 model when simulating
·
Dec 13, 2018
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar