Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Projects
Overview
Overview
Details
Activity
Issues
915
Issues
915
List
Board
Labels
Milestones
Merge Requests
28
Merge Requests
28
Members
Members
Collapse sidebar
Close sidebar
Open sidebar
Projects
Issues
Open
0
Closed
140
All
140
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Due date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
[L1, L14] IC30, IC31 - add more vias on the thermal pads and expose (no soldermask) GND area on bottom layer.
diot-sb-zu#155
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
0
updated
Jul 20, 2021
[General] minor impedance discontinuities - on slow LVDS improve only if possible
diot-sb-zu#162
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Minor
CLOSED
1
updated
Sep 08, 2020
[L5] DDR4 PAR signal (FPGA pin AH18), minor plane crossing with L4PWR.
diot-sb-zu#163
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Minor
CLOSED
1
updated
Sep 08, 2020
[General] Clearance to unplated holes is a bit too tight
diot-sb-zu#149
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
1
updated
Sep 08, 2020
boot mode function table
diot-sb-zu#211
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
3
updated
Sep 08, 2020
verify power polygons
3 of 3 tasks completed
diot-sb-zu#221
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Question
CLOSED
4
updated
Sep 08, 2020
[fpga-pl-mgts] SATA_TX vs SATAC_TX have P/N swapped!
diot-sb-zu#227
· opened
Aug 31, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
0
updated
Sep 08, 2020
[L14] X:124mm Y:30mm move SFP.MGT_Tx_P/N so that it lays fully over continuous GND in L13.
diot-sb-zu#228
· opened
Sep 04, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
0
updated
Sep 08, 2020
connect heat-sink mounting hole to GND
diot-sb-zu#196
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
7
updated
Sep 08, 2020
[L1] what is the role of pads e.g. on WR_DAC lines (DIN, SYNC1, SYNC2, SCLK)?
diot-sb-zu#174
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Question
CLOSED
2
updated
Sep 04, 2020
"mouse bites" for PCB depanelization
diot-sb-zu#203
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Minor
CLOSED
5
updated
Sep 03, 2020
[General] Xilinx BGA package delays
diot-sb-zu#4
· opened
Jan 27, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
10
updated
Sep 03, 2020
[General] what is the estimated cost of this board today excluding the FPGA price?
diot-sb-zu#170
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Question
CLOSED
1
updated
Sep 03, 2020
add ground via under DDR chips
diot-sb-zu#204
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
1
updated
Sep 02, 2020
create xsignals between DDR chips for command signal group
diot-sb-zu#195
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Major
CLOSED
2
updated
Sep 02, 2020
P1V8 power plane
diot-sb-zu#197
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Major
CLOSED
2
updated
Sep 01, 2020
[General] Impedance of differential pairs not always 100 Ohm, very thin traces (0.075mm)
diot-sb-zu#146
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
2
updated
Sep 01, 2020
various board texts
diot-sb-zu#214
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
1
updated
Aug 31, 2020
[L1] IC22, IC32 layout
3 of 3 tasks completed
diot-sb-zu#225
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
0
updated
Aug 31, 2020
polygons on signal layer
diot-sb-zu#198
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Major
CLOSED
8
updated
Jul 21, 2021
Prev
1
2
3
4
5
…
Next
Last »