Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Projects
Overview
Overview
Details
Activity
Issues
907
Issues
907
List
Board
Labels
Milestones
Merge Requests
32
Merge Requests
32
Members
Members
Collapse sidebar
Close sidebar
Open sidebar
Projects
Issues
Open
0
Closed
140
All
140
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Due date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
[General] (X:216mm Y:88.5mm) what's the purpose of that via between backplane P6 connector pins? There is GND pin right next to it.
diot-sb-zu#147
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Question
CLOSED
1
updated
Aug 27, 2020
[General] Clock lanes <n>_PE_CLK_P/N of backplane connector P5 (J31) shall be length matched to provide low-skew clock distribution
diot-sb-zu#145
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
3
updated
Aug 27, 2020
[L6GND] small cutouts placed around certain pins of IC1 (like SRC_CLK_SEL_R) or P2V5 vias next to C297. What are they for?
diot-sb-zu#164
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Question
CLOSED
1
updated
Jul 14, 2020
[General] Clearance rule: do we really need 3 mils?
diot-sb-zu#152
· opened
Jul 01, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Question
CLOSED
1
updated
Jul 13, 2020
can we remove LD6 from the front panel and move MicroUSB (J2) to the front panel instead?
diot-sb-zu#140
· opened
Apr 29, 2020
by
Grzegorz Daniluk
layout-v1.0
CLOSED
14
updated
Jul 01, 2020
J6 could be closer to FPGA, it is there to power optional Zynq fan
diot-sb-zu#141
· opened
Apr 29, 2020
by
Grzegorz Daniluk
layout-v1.0
CLOSED
0
updated
Jul 01, 2020
Swap FMC section with SFP section
diot-sb-zu#142
· opened
Apr 29, 2020
by
Grzegorz Daniluk
layout-v1.0
CLOSED
0
updated
Jul 01, 2020
Large vias copied from EDA-03828
diot-sb-zu#143
· opened
Apr 29, 2020
by
Grzegorz Daniluk
layout-v1.0
CLOSED
0
updated
Jul 01, 2020
slot7.lvds_0 and slot7.lvds_8 have p/n swapped comparing to FPGA pins functions
diot-sb-zu#144
· opened
May 11, 2020
by
Grzegorz Daniluk
layout-v1.0
CLOSED
0
updated
Jul 01, 2020
236 DRC errors, mostly on length matching but also on front panel LEMO collision
diot-pfc-ku#78
· opened
Jul 14, 2021
by
Grzegorz Daniluk
layout-v1.0
major
CLOSED
8
updated
Sep 24, 2021
Add copper balancing pattern on L1 and L12
diot-pfc-ku#94
· opened
Jul 21, 2021
by
Grzegorz Daniluk
layout-v1.0
Done
CLOSED
5
updated
Sep 16, 2021
FPGA_Bank_44-46_48_FMC: Verify schematics note
diot-pfc-ku#99
· opened
Sep 08, 2021
by
Grzegorz Daniluk
layout-v1.0
Done
minor
CLOSED
1
updated
Sep 16, 2021
Remove 2 unnecessary mounting holes
diot-pfc-ku#97
· opened
Sep 08, 2021
by
Grzegorz Daniluk
layout-v1.0
Done
minor
CLOSED
0
updated
Sep 16, 2021
Power_Supply_2: can we add an optional pull-up on EN_P1V8_FMC?
diot-pfc-ku#100
· opened
Sep 08, 2021
by
Grzegorz Daniluk
layout-v1.0
Done
CLOSED
0
updated
Sep 16, 2021
Silkscreen: add hyperlinks
diot-pfc-ku#98
· opened
Sep 08, 2021
by
Grzegorz Daniluk
layout-v1.0
Done
minor
CLOSED
0
updated
Sep 16, 2021
Restore components designators
diot-pfc-ku#80
· opened
Jul 20, 2021
by
Grzegorz Daniluk
layout-v1.0
Done
CLOSED
3
updated
Sep 07, 2021
Consider modifying the board stack-up
diot-pfc-ku#85
· opened
Jul 20, 2021
by
Christos Gentsos
layout-v1.0
CLOSED
2
updated
Sep 07, 2021
Backplane MGT vs LVDS lanes routing
diot-pfc-ku#77
· opened
Jul 07, 2021
by
Grzegorz Daniluk
layout-v1.0
Done
major
CLOSED
6
updated
Sep 07, 2021
Some return vias are missing
diot-pfc-ku#93
· opened
Jul 21, 2021
by
Christos Gentsos
layout-v1.0
Done
CLOSED
3
updated
Sep 07, 2021
Increase clearance between traces and FMC mounting holes
diot-pfc-ku#92
· opened
Jul 21, 2021
by
Grzegorz Daniluk
layout-v1.0
Done
major
CLOSED
1
updated
Sep 07, 2021
« First
Prev
1
2
3
4
5
6
7
Next
Last »