Skip to content
Snippets Groups Projects
Select Git revision
  • ML-tmp-btrain-tools default
  • adam-wr-nic
  • adam-wr-nic-rebased
  • devfede
  • devfede-compat
  • devfede-spec-raw
  • devfede-ual
  • fine-delay-sw-v1.1
  • fine-delay-sw-v1.1-k2.6.32
  • greg-flash-tools
  • jdgl-140206
  • master
  • nyab-support
  • pts-ctrie
  • rubi-140408
  • rubi-wr-nic-141202
  • spec-sw-v2013-01-backport
  • spec-sw-v2013-05-backport
  • spec-sw-v2017-11-rc
  • updates-4.15
  • v2017-10
  • spec-sw-v2014-02
  • spec-sw-v2013-05
  • spec-sw-v2013-01
  • spec-sw-v2.2
  • spec-sw-v2.1
  • spec-sw-v2.0.1
  • spec-sw-v2.0
  • spec-sw-v2.0-rc2
  • spec-sw-v2.0-rc1
  • spec-sw--old-generation
  • fine-delay-sw-v1.1
32 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.02Dec3Nov31Oct30282718Sep13Aug7125Jul2322148212Jun1129May8Apr28Feb1412117619Nov1842Jul7Jun31May201629Apr20Mar8Feb24Jan17Dec144320Nov1330Oct2824191615121110932126Sep252422212019171612758Aug23Jul16158719Jun4May17Apr1612Mar213Febwr_nic: rephase checking for WR_SWITCH and WR_NODE in wr-nic.hwr_nic: unify nic-hardware.h (spec)wr_nic: irq registration only if WR_IS_SWITCHwr_nic: write MAC to FPGA only for switchadam-wr-nic ada…adam-wr-nic adam-wr-nic-rebasedkernel/wr_nic: add default 802.1q priority mappingwr_nic: unify not runing the timer on SPECwr_nic: unify MAC initialisationwr_nic: unify xmit spinlock in nic-core.c (spec)wr_nic: unify pstats part in nic-core.c (spec)wr_nic: fix rx timestamps in nic-core.cwr_nic: unify device.c wrn_drvdata and wrn_devwr_nic: fix printouts in device.cwr_nic: rephase checking for WR_SWITCH and WR_NODE in wr-nic.hwr_nic: unify nic-hardware.h (spec)wr_nic: irq registration only if WR_IS_SWITCHwr_nic: use if(WR_IS_NODE) in endpoint.cwr_nic: whitespace change (no change)wr_nic: use_count only if WR_IS_SWITCHwr_nic: NR_WNDPOINTS depends on node or switchwr_nic: get rid of DRV_NAMEwr_nic: instrument for WR_IS_NODE/WR_IS_SWITCHkernel: remove unused variablekernel: always reset FPGA after programmingvic: helper to know if a source is managedsubmodule: fmc-bus updatespeclib: allow to write FPGA with a given bufferspec: assign a name to the speckernel: fix deadlock on fmc->irq_request(), improve commentsdoc: document spec-rawdevfede-spec-rawdevfede-spec-rawtools: new tools for spec-rawkernel: add spec-raw modulespec: assign a name to the speckernel: fix memory leakagekernel: fix info messagetools: fix data typestools: include specific MakefileMerge branch 'jdgl-140206'tools: improve code readabilty (only code style)tools: spec_scan bugfixtools: ascending order PCI scan