egousiou
authored
II) Use of wb_addr_decoder.vhd III) Added I2C for mezzanine, 1-wire for mezzanine and 1-wire for carrier IV) Implemented irq_generator.vhd V) Use of irq_controller.vhd VI) clks_rsts_manager.vhd: Changed the internal reset generation; added DFFs to pll_sdi_o, pll_cs_o outputs VII) General revamping, comments added, units and signals renamed git-svn-id: http://svn.ohwr.org/fmc-tdc@75 85dfdc96-de2c-444c-878d-45b388be74a9