Skip to content

Explore projects

  • Projects / Hdlmake

    GNU General Public License v3.0 only

    Tool for generating multi-purpose makefiles for FPGA projects.

    Main features:

    makefile generation for: fetching modules from repositories simulating HDL projects synthesizing HDL projects synthesizing projects remotely (keeping your local resources free) generating multi-vendor project files (no clicking in the IDE!) many other things without involving make and makefiles

    Hdlmake supports modularity, scalability, revision control systems. Hdlmake can be run on any Linux or Windows machine with any HDL More info at the Wiki page

    Updated
    Updated
  • Projects / Software for White Rabbit PTP Core

    GNU General Public License v2.0 or later

    White Rabbit PTP Core software for LatticeMico32. It consists of a software wrapper for running a PTP daemon without an operating system and device drivers for WRPC HDL internals.

    Updated
    Updated
  • White Rabbit Trigger Distribution project. More info at the Wiki page

    Updated
    Updated
  • SAMD21-based monitoring module for DI/OT power supply and fan tray.

    Updated
    Updated
  • Projects / VME64x core

    GNU Lesser General Public License v2.1 only

    A VHDL core for a VME64x slave. The other side behaves like a Wishbone master.

    More info at the Wiki page
    Updated
    Updated
  • A simple 4-lane PCIe carrier for a low pin count FPGA Mezzanine Card (VITA 57). It supports the White Rabbit timing and control network. Commercially available. Linux and Labview drivers available for some mezzanine cards. More info at the Wiki page

    Updated
    Updated
  • A meta project used to discuss and present information about Open Hardware and related subjects. More info at the Wiki page More info about the CERN Open Hardware licence More info about the OHR.org site support

    Updated
    Updated
  • Projects / PPSi

    GNU Lesser General Public License v2.1 only

    A Precise Time Protocol (PTP, IEEE 1588) software stack whose single source code can be compiled for many architectures (POSIX systems, WR switch, WR node, ...) and which is easily extensible.

    Updated
    Updated
  • FmcDIO5chTTLa is a 5-bit port digital IO card in FMC form-factor. Each single-bit port can be configured individually as input or output. The I/Os on LEMO 00 connectors are TTL compatible. Commercially available. More info at the Wiki page

    Updated
    Updated
  • A cute-wr is a compact WR-node implementation with minimum components required. The initial design is derived from SPEC, but would work in an opposite manner as a FMC wr-nic, providing 2 DIO channels, external CLK input, EEPROM, JTAG, RS232, and expandable IOs through FMC connector. The gateware and software of cute-wr would also keep maximum compatibility with SPEC. Project is obsolete. See cute-wr-dp for a similar board.

    Updated
    Updated
  • Projects / Simple PCIe FMC carrier SPEC - Software

    GNU General Public License v2.0 or later

    Software support for the SPEC board, including kernel and user-space Linux code. The package also include the fmc-bus driver, which is expected to be used by other carriers as well.

    Updated
    Updated
  • A software framework for Linux device drivers aimed at supporting controls and data acquisition hardware. ZIO supports sub-nanosecond timestamps, block-oriented input and output and transport of meta-data with the data samples. Users can change the buffer type and trigger type associated with a device at run time, and all of devices, triggers and buffers are easily implemented as add-on modules.

    The PF_ZIO implementation, currently in beta status, implements a network interface to the ZIO transport, which allows each I/O channel to generate or receive network frames. Applications see the network of devices and can talk with several of them from the same socket. We support SOCK_STREAM, SOCK_DGRAM and SOCK_RAW.

    Updated
    Updated
  • The GSI Timing Starter Kit is a functional snapshot of the eventual FAIR timing system, which is under active development. It demonstrates real-time coordination of two front-end equipment controllers. The product consists of a data master (Linux PC) which coordinates events, a timing master which synchronizes clocks (White Rabbit switch), and two front-end equipment controllers (either SPECv4 or SCUv2).

    Updated
    Updated
  • This project guides new users to start in the White Rabbit “World” with simple experiments. The starting kit uses two SPEC + FMC-DIO cards. Each node allows basic operations such as input timestamping or programmable output pulse generation. Additionally, specific software and gateware layers allow to use it as a standard network interface card implementing the White Rabbit technology functionalities.

    Updated
    Updated
  • Brian Koropoff / Hdlmake

    GNU General Public License v3.0 only

    Tool for generating multi-purpose makefiles for FPGA projects.

    Main features:

    makefile generation for: fetching modules from repositories simulating HDL projects synthesizing HDL projects synthesizing projects remotely (keeping your local resources free) generating multi-vendor project files (no clicking in the IDE!) many other things without involving make and makefiles

    Hdlmake supports modularity, scalability, revision control systems. Hdlmake can be run on any Linux or Windows machine with any HDL More info at the Wiki page

    Updated
    Updated
  • A system to characterize large area silicon pad sensors with several hundred channels. This repository contains the microcontroller firmware.

    Updated
    Updated
  • A software framework for Linux device drivers aimed at supporting controls and data acquisition hardware. ZIO supports sub-nanosecond timestamps, block-oriented input and output and transport of meta-data with the data samples. Users can change the buffer type and trigger type associated with a device at run time, and all of devices, triggers and buffers are easily implemented as add-on modules.

    The PF_ZIO implementation, currently in beta status, implements a network interface to the ZIO transport, which allows each I/O channel to generate or receive network frames. Applications see the network of devices and can talk with several of them from the same socket. We support SOCK_STREAM, SOCK_DGRAM and SOCK_RAW.

    Updated
    Updated
  • David Cussans / AIDAInnova_TLU-gw

    GNU General Public License v3.0 or later

    Firmware(gateware) for FPGA on AIDA-Innova TLU ( AIDAInnova_TLU )

    Updated
    Updated
  • A software suite written in Python to help with production tests of PCBs. AKA PTS.

    Updated
    Updated
  • SDB (Self-describing Bus) allows to enumerate the cores that are live in the current FPGA binary, either from the host computer or from the internal soft-core CPU in the FPGA itself. The project provides the software support and the specification. More info at the Wiki page

    Updated
    Updated