Skip to content

E
euro-adc-65m-14b-40cha-gw
Commit 1be46732 authored by Dave Newbold (UoB)'s avatar Dave Newbold (UoB)
Browse files
Options

Bug fixes

parent 206e9fe9
Hide whitespace changes
Inline Side-by-side
Showing with 7 additions and 4 deletions
projects/64ch/software/ro_test.py
View file @ 1be46732
......@@ -35,10 +35,12 @@ print hex(v)
board.getNode("daq.timing.csr.ctrl.rst").write(1) # Hold clk40 domain in reset
board.dispatch()
board.getNode("csr.ctrl.soft_rst").write(1) # Reset ipbus registers
board.getNode("daq.timing.csr.ctrl.rst").write(0) # Hold clk40 domain in reset
board.dispatch()
#board.getNode("csr.ctrl.soft_rst").write(1) # Reset ipbus registers
#board.dispatch()
sleep(1)
board.getNode("csr.ctrl.chan").write(0x0) # Talk to channel 0
......@@ -55,9 +57,10 @@ board.getNode("daq.chan.csr.ctrl.en_buf").write(0x1)
board.getNode("daq.rtrig.ctrl.dist").write(0x1) # Set random trigger generator to interval mode
board.getNode("daq.rtrig.ctrl.div").write(0xa) # Set random trigger rate to 40MHz / 2^11 = 20kHz
board.getNode("daq.rtrig.ctrl.en").write(0x1) # Enable random trigger generator
board.getNode("daq.trig.loc_mask").write(0x8) # Enable trigger type 0 (random trigger)
board.getNode("daq.trig.seq.conf.addr").write(0x0) # Set sequencer table to entry 0 (trigger type 0)
board.getNode("daq.trig.loc_mask").write(0x8) # Enable trigger type 3 (random trigger)
board.getNode("daq.trig.seq.conf.addr").write(0x3) # Set sequencer table to entry 0 (trigger type 0)
board.getNode("daq.trig.seq.conf.data").write(0x00010000) # Set offet = 0, block count = 1 for trigger type 0
board.getNode("daq.roc.csr.ctrl.en").write(0x1) # Enable readout buffer
board.getNode("daq.timing.csr.ctrl.pipeline_en").write(1) # Enable front-end pipeline
board.getNode("daq.timing.csr.ctrl.force_sync").write(1) # And... go.
board.dispatch()
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment