Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
euro-adc-65m-14b-40cha-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
eurocard
euro-adc-65m-14b-40cha
euro-adc-65m-14b-40cha-gw
Commits
206e9fe9
Commit
206e9fe9
authored
Aug 24, 2017
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Updating ro_test script for 64ch
parent
8d34aae6
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
ro_test.py
projects/64ch/software/ro_test.py
+1
-1
No files found.
projects/64ch/software/ro_test.py
View file @
206e9fe9
...
...
@@ -58,7 +58,7 @@ board.getNode("daq.rtrig.ctrl.en").write(0x1) # Enable random trigger generator
board
.
getNode
(
"daq.trig.loc_mask"
)
.
write
(
0x8
)
# Enable trigger type 0 (random trigger)
board
.
getNode
(
"daq.trig.seq.conf.addr"
)
.
write
(
0x0
)
# Set sequencer table to entry 0 (trigger type 0)
board
.
getNode
(
"daq.trig.seq.conf.data"
)
.
write
(
0x00010000
)
# Set offet = 0, block count = 1 for trigger type 0
board
.
getNode
(
"timing.csr.ctrl.pipeline_en"
)
.
write
(
1
)
# Enable front-end pipeline
board
.
getNode
(
"
daq.
timing.csr.ctrl.pipeline_en"
)
.
write
(
1
)
# Enable front-end pipeline
board
.
getNode
(
"daq.timing.csr.ctrl.force_sync"
)
.
write
(
1
)
# And... go.
board
.
dispatch
()
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment