Skip to content

E
euro-adc-65m-14b-40cha-gw
Commit 15fcf147 authored by Dave Newbold's avatar Dave Newbold
Browse files
Options

Testing bug fix in timing startup

parent fdf98a27
Hide whitespace changes
Inline Side-by-side
Showing with 15 additions and 8 deletions
components/solid/firmware/hdl/sc_timing_startup.vhd
View file @ 15fcf147
......@@ -44,14 +44,21 @@ begin
up <= '1';
end if;
if up = '1' then
if and_reduce(std_logic_vector(sctr(BLK_RADIX - 1 downto 0))) = '1' then
if unsigned(sctr(3 + BLK_RADIX downto BLK_RADIX)) = 8 then
nzs_en <= '1';
elsif unsigned(sctr(3 + BLK_RADIX downto BLK_RADIX)) = 8 + NZS_BLKS then
zs_en <= '1';
elsif unsigned(sctr(7 + BLK_RADIX downto BLK_RADIX)) = 7 + NZS_BLKS + ZS_BLKS then
trig_en <= '1';
end if;
-- if and_reduce(std_logic_vector(sctr(BLK_RADIX - 1 downto 0))) = '1' then
-- if unsigned(sctr(3 + BLK_RADIX downto BLK_RADIX)) = 8 then
-- nzs_en <= '1';
-- elsif unsigned(sctr(3 + BLK_RADIX downto BLK_RADIX)) = 8 + NZS_BLKS then
-- zs_en <= '1';
-- elsif unsigned(sctr(7 + BLK_RADIX downto BLK_RADIX)) = 7 + NZS_BLKS + ZS_BLKS then
-- trig_en <= '1';
-- end if;
-- end if;
if unsigned(sctr(7 + BLK_RADIX downto 0)) = 9 * 2 ** BLK_RADIX - 1 then
nzs_en <= '1';
elsif unsigned(sctr(7 + BLK_RADIX downto 0)) = (9 + NZS_BLKS) * 2 ** BLK_RADIX + ZS_DEL then
zs_en <= '1';
elsif unsigned(sctr(7 + BLK_RADIX downto 0)) = (10 + NZS_BLKS + ZS_BLKS) * 2 ** BLK_RADIX then
trig_en <= '1'
end if;
end if;
end if;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment