Updating ro_test script for 64ch

09add8ca · Dave Newbold · 167769b6 · 09add8ca
Commit 09add8ca authored Aug 24, 2017 by Dave Newbold
Hide whitespace changes
Inline Side-by-side

Showing with 153 additions and 0 deletions

ro_test.py projects/64ch/software/ro_test.py +153 -0

No files found.
--- a/projects/64ch/software/ro_test.py
+++ b/projects/64ch/software/ro_test.py
+#!/usr/bin/python
+
+import uhal
+from time import sleep
+import sys
+import collections
+
+def zsdot(i):
+	return ' ' if i == 0 else '!'
+
+def zsfmt(i):
+	return "%s%s%04x %s%s%04x" % (zsdot(i & 0x8000), zsdot(i & 0x4000), i & 0x3fff,
+		zsdot(i & 0x80000000), zsdot(i & 0x40000000), (i & 0x3fff0000) >> 16)
+
+def dump():
+	b0 = board.getNode("daq.trig.csr.evt_ctr").read() # Event counter
+	b1 = board.getNode("daq.trig.csr.stat").read() # Trigger block status
+	b2 = board.getNode("daq.roc.csr.stat").read() # ROC status
+	b3 = board.getNode("daq.roc.buf.count").read() # ROC buffer count
+	b4 = board.getNode("daq.roc.csr.tot_data").read() # ROC total data issued
+	b5 = board.getNode("daq.chan.csr.stat").read() # Channel status
+	b6 = board.getNode("daq.roc.csr.wctr").read() # Debug - not important
+	board.dispatch()
+	
+	print "Evt_ctr: %08x Trig_stat: %08x Roc_stat: %08x Buf_cnt: %08x Roc_tot: %08x Chan_stat: %08x Wctr: %08x" % (int(b0), int(b1), int(b2), int(b3), int(b4), int(b5), int(b6))
+
+uhal.setLogLevelTo(uhal.LogLevel.ERROR)
+#board = uhal.getDevice("board", "ipbusudp-2.0://192.168.235.1:50001", "file://addrtab/top.xml")
+board = uhal.getDevice("board", "ipbusudp-2.0://192.168.235.16:50001", "file://addrtab/top_sim.xml")
+board.getClient().setTimeoutPeriod(10000)
+
+v = board.getNode("csr.id").read()
+board.dispatch()
+print hex(v)
+
+board.getNode("daq.timing.csr.ctrl.rst").write(1) # Hold clk40 domain in reset
+board.dispatch()
+
+board.getNode("csr.ctrl.soft_rst").write(1) # Reset ipbus registers
+board.dispatch()
+
+sleep(1)
+
+board.getNode("csr.ctrl.chan").write(0x0) # Talk to channel 0
+board.getNode("daq.chan.csr.ctrl.mode").write(0x0) # Set to normal DAQ mode
+board.getNode("daq.chan.csr.ctrl.src").write(0x3) # Set source to random number generator
+board.getNode("daq.chan.csr.ctrl.zs_thresh").write(0x2fff) # Set ZS threshold
+board.getNode("daq.chan.csr.ctrl.en_buf").write(0x1) # Enable this channel
+board.getNode("csr.ctrl.chan").write(0x1) # Talk to channel 1
+board.getNode("daq.chan.csr.ctrl.mode").write(0x0)
+board.getNode("daq.chan.csr.ctrl.src").write(0x3)
+board.getNode("daq.chan.csr.ctrl.zs_thresh").write(0x1fff)
+board.getNode("daq.chan.csr.ctrl.en_buf").write(0x1)
+
+board.getNode("daq.rtrig.dist").write(0x1) # Set random trigger generator to interval mode
+board.getNode("daq.rtrig.div").write(0xa) # Set random trigger rate to 40MHz / 2^11 = 20kHz
+board.getNode("daq.rtrig.en").write(0x1) # Enable random trigger generator
+board.getNode("daq.trig.loc_mask").write(0x8) # Enable trigger type 0 (random trigger)
+board.getNode("daq.trig.seq.conf.addr").write(0x0) # Set sequencer table to entry 0 (trigger type 0) 
+board.getNode("daq.trig.seq.conf.data").write(0x00010000) # Set offet = 0, block count = 1 for trigger type 0
+board.getNode("timing.csr.ctrl.pipeline_en").write(1) # Enable front-end pipeline
+board.getNode("daq.timing.csr.ctrl.force_sync").write(1) # And... go.
+board.dispatch()
+
+sleep(1)
+
+r = list()
+evts = 0
+max_evts = 100000
+
+while True:
+
+	while True:
+		v1 = board.getNode("daq.roc.buf.count").read() # Get the buffer data count
+		board.dispatch()
+		if v1 != 0:
+			break
+
+#	dump()
+
+	b = board.getNode("daq.roc.buf.data").readBlock(int(v1)) # Read the buffer contents
+	board.dispatch()
+
+	r += b;
+	
+	while len(r) > 0:
+
+		m = int(r.pop(0))
+		if (m >> 16) != 0xaa00:
+			print "Bad news: event header incorrect"
+			dump()
+			print "%08x" % m
+			for i in range(len(r)):
+				print "%08x" % int(r[i])
+			sys.exit()
+		l = m & 0xffff
+		if len(r) >= l:
+			w0  = int(r.pop(0))
+			rtype = (w0 >> 28)
+			print "Readout type %d Len %04x" % (rtype, l)
+			if rtype == 0: # A data block
+				bctr = w0 & 0xffffff
+				tstamp = int(r.pop(0)) | (int(r.pop(0)) << 32)
+				mask = int(r.pop(0)) | int(r.pop(0)) >> 32
+				for _ in range(2):
+					r.pop(0)
+				c = bin(mask).count('1')
+				print "\tBlock %08x Time %012x Mask %016x Chans %02x" % (bctr, tstamp, mask, c)
+				tcnt = 0
+				for i in range(c):
+					print "%04x" % 0,
+					cnt = 0
+					zcnt = 0
+					while True:
+						cnt += 1;
+						g = int(r.pop(0))
+						if g & 0x4000 == 0:
+							zcnt += 1
+						else:
+							zcnt += (g & 0x3fff)
+						if g & 0x8000 == 0:
+							if g & 0x40000000 == 0:
+								zcnt += 1
+							else:
+								zcnt += ((g & 0x3fff0000) >> 16)						
+						print zsfmt(g),
+						if cnt % 8 == 0:
+							print "\n%04x" % cnt,
+						if g & 0x80008000 != 0:
+							print
+							break;
+					print "\t\tChan %02x" % i, "Len: %04x" % cnt, "Zlen: %04x" % zcnt
+					if zcnt != 0x100:
+						print "Bad news: chan %02x zcnt is %04x" % (i, zcnt)
+						dump()
+						sys.exit()
+					tcnt += cnt
+				if tcnt != l - 7:
+					r.pop(0)
+				evts += 1
+				if evts >= max_evts:
+					sys.exit()
+			elif rtype == 1: # A trigger block
+				ttype = w0 & 0x3ffff
+				tstamp = int(r.pop(0)) | (int(r.pop(0)) << 32)
+				for _ in range(5):
+					r.pop(0)
+				print "\tTbits %08x Time %012x" % (ttype, tstamp)
+			else:
+				print "Unknown readout type"
+				sys.exit()
+		else:
+			break