- Mar 17, 2023
-
-
Grzegorz Daniluk authored
remove Altium project from the repo, it's stored in EDMS now See merge request project/diot-sb-igl!6
-
Grzegorz Daniluk authored
-
- Jan 10, 2023
-
-
Grzegorz Daniluk authored
Resolve "bpolV12-board-swap-voltages" See merge request project/diot-sb-igl!5
-
Alén Arias Vázquez authored
-
Alén Arias Vázquez authored
-
Alén Arias Vázquez authored
-
Alén Arias Vázquez authored
-
- Aug 17, 2022
-
-
Grzegorz Daniluk authored
-
- Aug 16, 2022
-
-
Grzegorz Daniluk authored
Greg bpol12 See merge request project/diot-sb-igl!3
-
- Aug 15, 2022
-
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
-
Grzegorz Daniluk authored
Pcb test b pol12 v See merge request project/diot-sb-igl!2
-
-
-
-
-
-
- Aug 12, 2022
-
-
Grzegorz Daniluk authored
added test board for bPOL12V compatible with DIOT SB base on Igloo2 See merge request project/diot-sb-igl!1
-
Alén Arias Vázquez authored
-
- Aug 10, 2022
-
-
Alén Arias Vázquez authored
-
Alén Arias Vázquez authored
-
Alén Arias Vázquez authored
-
- Nov 05, 2021
-
-
Christos Gentsos authored
This modification has to be double-checked as: 1. it's not certain that we will reach the front panel, anyway, and 2. there are holes at the board's edge, to be checked if that's allowed in our case.
-
Christos Gentsos authored
-
Christos Gentsos authored
-
Christos Gentsos authored
-
- Jun 09, 2021
-
-
Christos Gentsos authored
-
- Jun 01, 2021
-
-
Christos Gentsos authored
-
- May 31, 2021
-
-
Christos Gentsos authored
-
- May 28, 2021
-
-
Christos Gentsos authored
-
- May 25, 2021
-
-
Christos Gentsos authored
Also, improve FPGA decoupling (fit more caps near the pins, reposition others to minimize via sharing, etc)
-
Christos Gentsos authored
Also move some capacitors to the front side.
-
- May 21, 2021
-
-
Christos Gentsos authored
-
Christos Gentsos authored
-
Christos Gentsos authored
-
Christos Gentsos authored
-
- May 20, 2021
-
-
Christos Gentsos authored
-
Christos Gentsos authored
-
- May 19, 2021
-
-
Christos Gentsos authored
Also reduce GND via sharing and generally improve somewhat the FPGA decoupling capacitor placement.
-
Christos Gentsos authored
-