Skip to content

W
wr-switch-hdl
Commit 8fa00320 authored by Tomasz Wlostowski's avatar Tomasz Wlostowski
Browse files
Options

wrsw_rt_subsystem: removed non-existend generic assignment from wr_softpll_ng instance

parent 3abab680
Hide whitespace changes
Inline Side-by-side
Showing with 3 additions and 3 deletions
modules/wrsw_rt_subsystem/wrsw_rt_subsystem.vhd
View file @ 8fa00320
...@@ -67,7 +67,8 @@ architecture rtl of wrsw_rt_subsystem is ...@@ -67,7 +67,8 @@ architecture rtl of wrsw_rt_subsystem is
g_address_granularity : t_wishbone_address_granularity; g_address_granularity : t_wishbone_address_granularity;
g_num_ref_inputs : integer; g_num_ref_inputs : integer;
g_num_outputs : integer; g_num_outputs : integer;
g_period_detector_ref_mask : std_logic_vector(31 downto 0) := x"ffffffff" g_with_debug_fifo: boolean := true
); );
port ( port (
clk_sys_i : in std_logic; clk_sys_i : in std_logic;
...@@ -206,8 +207,7 @@ begin -- rtl ...@@ -206,8 +207,7 @@ begin -- rtl
g_interface_mode => PIPELINED, g_interface_mode => PIPELINED,
g_address_granularity => BYTE, g_address_granularity => BYTE,
g_num_ref_inputs => g_num_rx_clocks + 2, g_num_ref_inputs => g_num_rx_clocks + 2,
g_num_outputs => 1, g_num_outputs => 1)
g_period_detector_ref_mask => f_mask_single_bit(g_num_rx_clocks, 32))
port map ( port map (
clk_sys_i => clk_sys_i, clk_sys_i => clk_sys_i,
rst_n_i => rst_n_i, rst_n_i => rst_n_i,
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment