... | @@ -17,12 +17,12 @@ as boundary switch, thanks to the new VCTCXO. |
... | @@ -17,12 +17,12 @@ as boundary switch, thanks to the new VCTCXO. |
|
The proposed board can be installed in any PCB v3.3 and v3.4 versions of
|
|
The proposed board can be installed in any PCB v3.3 and v3.4 versions of
|
|
the switch.
|
|
the switch.
|
|
|
|
|
|
Key results about the perfomance improvement are published in M. Rizzi,
|
|
Key results about the perfomance improvement are published in *M. Rizzi,
|
|
et al. White Rabbit Clock Synchronization: Ultimate Limits on Close-In
|
|
et al. White Rabbit Clock Synchronization: Ultimate Limits on Close-In
|
|
Phase Noise and Short-Term Stability Due to FPGA Implementation in IEEE
|
|
Phase Noise and Short-Term Stability Due to FPGA Implementation in IEEE
|
|
Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol.
|
|
Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol.
|
|
65, no. 9, pp. 1726-1737, Sept. 2018. doi:
|
|
65, no. 9, pp. 1726-1737, Sept. 2018. doi:
|
|
10.1109/TUFFC.2018.2851842
|
|
10.1109/TUFFC.2018.2851842*
|
|
|
|
|
|
![](/uploads/5948ffb2ef9835abdc2008567860af2d/rsz_3d_image__1_.jpg)
|
|
![](/uploads/5948ffb2ef9835abdc2008567860af2d/rsz_3d_image__1_.jpg)
|
|
*Image of the board**
|
|
*Image of the board**
|
... | | ... | |