softpll: reset ext FPGA pll when 10mhz lost
Needed mainly for SPEC, where Spartan6 PLL does not report unlock when clk_in (10MHz) is unplugged. In addition to that, datasheet says that PLL should be reset after losing clk_in.
Showing
Please
register
or
sign in
to comment