Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Software for White Rabbit PTP Core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
32
Issues
32
List
Board
Labels
Milestones
Merge Requests
7
Merge Requests
7
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Software for White Rabbit PTP Core
Commits
4802fef0
Commit
4802fef0
authored
Apr 01, 2021
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
phy_calibration: use target phase of 8ns to stay away from setup/hold time violation on TX datapath
parent
9995ef88
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
2 deletions
+3
-2
phy_calibration.c
boards/ertm14/phy_calibration.c
+3
-2
No files found.
boards/ertm14/phy_calibration.c
View file @
4802fef0
...
...
@@ -40,8 +40,9 @@
#include "dev/clock_monitor.h"
#define LPDC_COARSE_PHASE_MIN_PS 15000
/* ps */
#define LPDC_COARSE_PHASE_MAX_PS 15500
/* ps */
/* middle of clock cycle seems the safest, we observed glitches around 15000->1000 ps */
#define LPDC_COARSE_PHASE_MIN_PS 8500
/* ps */
#define LPDC_COARSE_PHASE_MAX_PS 9000
/* ps */
#define LPDC_FINE_PHASE_TOLLERANCE_PS 40
/* ps */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment