Commit dda5a3e0 authored by John Gill's avatar John Gill

submodule rejig

parent 7f630477
......@@ -6,7 +6,7 @@
url = https://ohwr.org/project/vme64x-core.git
[submodule "dependencies/EDA-03072-V2-1-CTUasVTU"]
path = dependencies/EDA-03072-V2-1-CTUasVTU
url = ssh://git@gitlab.cern.ch:7999/BE-RF-PLDesign/General/EDA-03072-V2-1-CTUasVTU.git
url = https://gitlab.cern.ch/BE-RF-PLDesign/General/EDA-03072-V2-1-CTUasVTU.git
[submodule "dependencies/wr-cores"]
path = dependencies/wr-cores
url = https://ohwr.org/project/wr-cores.git
......@@ -25,6 +25,6 @@
[submodule "dependencies/nonIQModInterp2FIR"]
path = dependencies/nonIQModInterp2FIR
url = https://gitlab.cern.ch/jgill/nonIQModInterp2FIR.git
[submodule "dependencies/stdinfo"]
path = dependencies/stdinfo
url = ssh://git@gitlab.cern.ch:7999/BE-RF-PLDesign/memorymaps/stdinfo.git
[submodule "dependencies/RFNCO/MemMap/stdInfo"]
path = dependencies/RFNCO/MemMap/stdInfo
url = https://gitlab.cern.ch/BE-RF-PLDesign/memorymaps/stdinfo.git
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment