Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
wr2rf-vme
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
wr2rf-vme
Commits
5995be54
Commit
5995be54
authored
Apr 23, 2020
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
vtuCore: simplify HDL.
parent
a86114d3
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
23 deletions
+3
-23
vtuCore.vhd
dependencies/vtu/rtl/vtuCore.vhd
+3
-23
No files found.
dependencies/vtu/rtl/vtuCore.vhd
View file @
5995be54
...
...
@@ -1304,10 +1304,6 @@ architecture vtuCore of vtuCore is
signal
RunPlayMem_i
:
std_logic
;
signal
ReadDataZero
:
std_logic
;
signal
visual_B_PulseCounter_cur_state
:
std_logic_vector
(
64
-
1
downto
0
);
signal
visual_B_PulseCounter_next_state
:
std_logic_vector
(
64
-
1
downto
0
);
signal
visual_B_PulseCounter_next_count
:
std_logic_vector
(
64
-
1
downto
0
);
signal
visual_B_PulseCounter_en_state
:
std_logic_vector
(
64
-
1
downto
0
);
signal
visual_B_ClkValueSwitchFF_Q
:
std_logic
;
signal
visual_B_SwitchHTFF_Q
:
std_logic
;
...
...
@@ -1548,33 +1544,17 @@ begin
end
case
;
end
process
;
PulseCount
(
63
downto
0
)
<=
visual_B_PulseCounter_cur_state
;
visual_B_PulseCounter_en_state
<=
visual_B_PulseCounter_next_count
when
counterEnable
=
'1'
else
visual_B_PulseCounter_cur_state
;
visual_B_PulseCounter_next_state
<=
visual_B_PulseCounter_en_state
;
process
(
Clk
)
begin
if
Clk
'event
and
Clk
=
'1'
then
if
counterReset
=
'1'
then
visual_B_PulseCounter_cur_state
<=
(
others
=>
'0'
);
els
e
visual_B_PulseCounter_cur_state
<=
visual_B_PulseCounter_next_state
;
PulseCount
<=
(
others
=>
'0'
);
els
if
counterEnable
=
'1'
then
PulseCount
<=
std_logic_vector
(
unsigned
(
PulseCount
)
+
1
)
;
end
if
;
end
if
;
end
process
;
process
(
visual_B_PulseCounter_cur_state
)
variable
plus_minus_one
:
unsigned
(
64
-
1
downto
0
);
begin
plus_minus_one
:
=
"0000000000000000000000000000000000000000000000000000000000000001"
;
visual_B_PulseCounter_next_count
<=
std_logic_vector
(
unsigned
(
visual_B_PulseCounter_cur_state
)
+
plus_minus_one
);
end
process
;
process
(
PulseCount
,
wValue_effective
)
begin
if
((
PulseCount
(
63
downto
0
))
=
(
wValue_effective
(
63
downto
0
)))
then
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment