| ... | ... | @@ -2,136 +2,37 @@ |
|
|
|
|
|
|
|
## Project description
|
|
|
|
|
|
|
|
This project describes the development of the version 4 of the White
|
|
|
|
Rabbit switch.
|
|
|
|
This project describes the development of the hardware of version 4 of the White
|
|
|
|
Rabbit Switch.
|
|
|
|
|
|
|
|
The White Rabbit Switch is an open hardware design of an **18-ports
|
|
|
|
Ethernet switch** licensed under [CERN
|
|
|
|
The White Rabbit Switch is an open hardware design of an **Ethernet switch** licensed under [CERN
|
|
|
|
OHL 1.2](https://www.ohwr.org/project/cernohl/wiki). It is a central
|
|
|
|
element of a White Rabbit network and was designed as a part of the
|
|
|
|
[White Rabbit
|
|
|
|
element of a White Rabbit network and is designed as a part of the [White Rabbit
|
|
|
|
project](https://www.ohwr.org/project/white-rabbit/wiki).
|
|
|
|
The WR Switch can be used with official
|
|
|
|
[firmware](https://www.ohwr.org/project/wr-switch-hw/wiki#project-information)
|
|
|
|
releases. As the design is open it can also be used as the hardware
|
|
|
|
platform for other, non-White Rabbit
|
|
|
|
projects.
|
|
|
|
|
|
|
|
|
|
|
|
*Figure 1: WR Switch v3.4 - v4.0 may look different**
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Main Features
|
|
|
|
|
|
|
|
*TO BE EDITED is spec of V3.4**
|
|
|
|
|
|
|
|
- Front Panel
|
|
|
|
- 5 SMC connectors
|
|
|
|
- 1-PPS input and output
|
|
|
|
- 62.5 MHz output
|
|
|
|
- 10 MHz output (software configurable)
|
|
|
|
- 10 MHz input
|
|
|
|
- 18 cages for Gigabit SFP transceivers (connected to Xilinx GTXs)
|
|
|
|
- 10/100 Ethernet management port (connected to ARM CPU)
|
|
|
|
- USB-uart management port (connected to ARM CPU)
|
|
|
|
- *Power* and *Status* LEDs
|
|
|
|
- *Link* and *Act* LEDs for each SFP cage
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- Back Panel
|
|
|
|
- 2x USB-uart debugging port (connected to ARM CPU and FPGA I/O
|
|
|
|
pins)
|
|
|
|
- power button
|
|
|
|
- 2x cooling fan
|
|
|
|
- 2x microswitch
|
|
|
|
- 1x grounding connector
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- Xilinx Virtex-6 FPGA (XC6VLX240T)
|
|
|
|
- Clocking resources
|
|
|
|
- 1x Low-Jitter Clock Generator (TI CDCM61002, used as DMTD offset
|
|
|
|
clock in [WR Switch
|
|
|
|
HDL](https://www.ohwr.org/project/wr-switch-hdl/wiki))
|
|
|
|
- 1x 25MHz VCXO, FRETHE025 controlled by DAC with SPI interface
|
|
|
|
(AD5662, used to drive CDCM61002 generator)
|
|
|
|
- 1x 25MHz VCO controlled by DAC with SPI interface (AD5662, used
|
|
|
|
to drive AD9516 generator)
|
|
|
|
- 1x 25MHz XO oscillator FNETHE025 (main FPGA clock)
|
|
|
|
- 14-Output Clock Generator with Integrated 1.6 GHz VCO (AD9516,
|
|
|
|
clock signals for Xilinx GTXs, uTCA connectors)
|
|
|
|
- 1x Internal Oscillator (VM53S3-25.000, tuned to follow WR master
|
|
|
|
clock or followed in Free Running mode)
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- ARM Atmel AT91 SAM9G45 CPU
|
|
|
|
- Memory:
|
|
|
|
- 64MB DDR2
|
|
|
|
- 256MB NAND
|
|
|
|
- 8MB boot flash
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- Others:
|
|
|
|
- 1x FPGA JTAG connector
|
|
|
|
- 1x ARM JTAG connector
|
|
|
|
- 2x I2C multiplexer (PCA9548A)
|
|
|
|
- 1x I2C GPIO driver (PCA9554PW, driving *Power* and *Status* LEDs
|
|
|
|
on the front panel)
|
|
|
|
- 9x I2C GPIO driver (PCA9554PW, driving LEDs for each SFP cage)
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- Power supply 100-240VAC, 2.0A, 50-60Hz input, 12V DC, 6.66A, 80W
|
|
|
|
output
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- Box dimensions 482.8 x 42.34 x 222 mm
|
|
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
|
|
- Certification
|
|
|
|
- IPC-610 Rev E Class 2
|
|
|
|
- ISO-9001
|
|
|
|
- ISO-14001
|
|
|
|
- CE
|
|
|
|
- RoHS
|
|
|
|
**Currently, the features are being discussed [here](project/wr-switch-hw-v4/wikis/Features-choice), their final list will be published here when agreed**
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Project information
|
|
|
|
|
|
|
|
- Production documentation
|
|
|
|
- [Firmware](https://www.ohwr.org/project/wr-switch-sw/wiki)
|
|
|
|
- [WR Switch
|
|
|
|
versions](https://www.ohwr.org/project/wr-switch-sw/wikis/WRS-versions)
|
|
|
|
- [Frequently Asked
|
|
|
|
Questions](https://www.ohwr.org/project/white-rabbit/wikis/FAQswitch)
|
|
|
|
- Gateware for WR Switch
|
|
|
|
- Software for WR Switch
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Releases
|
|
|
|
## Contacts
|
|
|
|
|
|
|
|
- [previous hardware
|
|
|
|
releases](https://www.ohwr.org/project/wr-switch-hw/wikis/old-hw-releases)
|
|
|
|
### Commercial producers
|
|
|
|
|
|
|
|
-----
|
|
|
|
- WRS V4 under design, to be produced by [Seven Solutions](https://sevensols.com/)
|
|
|
|
|
|
|
|
## Contacts
|
|
|
|
### Commercial partners involved:
|
|
|
|
|
|
|
|
### Commercial producers
|
|
|
|
- [Seven Solutions](https://sevensols.com/)
|
|
|
|
|
|
|
|
- WRS V4 under design, not available
|
|
|
|
|
|
|
|
### General question about project
|
|
|
|
|
|
|
|
- [Erik van der Bij](mailto:Erik.van.der.Bij@cern.ch) - CERN
|
|
|
|
- [Maciej Lipinski](mailto:maciej.lipinski@cern.ch) - CERN
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
| ... | ... | @@ -142,10 +43,12 @@ projects. |
|
|
|
|07-03-2014|First ideas of a next generation WRS with one or more 10 Gbps ports|
|
|
|
|
|01-07-2016|First collection of requirements for V4 generation switch requested on [wr-dev mailing list](https://lists.ohwr.org/sympa/arc/white-rabbit-dev/2016-07/thrd1.html#00000) (archive)|
|
|
|
|
|07-10-2018|Second collection of requirements for V4 generation switch made on the [10th WR Workshop](https://www.ohwr.org/project/white-rabbit/wikis/oct2018meeting)|
|
|
|
|
|30-09-2018 | First "Technical proposal for the design of a new White Rabbit Switch" by [Seven Solutions](https://sevensols.com/)|
|
|
|
|
|28-11-2018 | [Seven Solutions](https://sevensols.com/) ordered to conduct preliminary design study and produce Technical <br />Specification with definition of architecture and key components selection)|
|
|
|
|
|11-07-2019| Preliminary FPGA/CPU choice: ZU11, final decision will be based on the following study in Aug-Sept: <br /> - evaluation of required resources to know what size/package of the FPGA to choose <br /> - verification of determinism/suitability of the gigabit transceivers (GTH) and noise added by FPGA and its pins.|
|
|
|
|
|19-07-2019| Two ZCU106 Xilinx Evaluation Boards ordered |
|
|
|
|
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
Erik van der Bij - 17 October 2018
|
|
|
|
|
|
|
|
|
