... | ... | @@ -65,13 +65,56 @@ The ISE project in syn/scb\_18ports relates to the top entity and UCF |
|
|
file in top/scb\_18ports directory, i.e. scb\_top\_synthesis.vhd and
|
|
|
scb\_top\_sythesis.ucf.
|
|
|
The scb\_top\_sythesis.vhd instantiates top/bare\_top/scb\_top\_bare.vhd
|
|
|
with proper parameters.
|
|
|
|
|
|
## Simulation
|
|
|
|
|
|
- We use ModelSim as a simulation tool
|
|
|
|
|
|
-
|
|
|
with proper
|
|
|
parameters.
|
|
|
|
|
|
## Simulation
|
|
|
(this assumes you use Linux and have HDLmake in place, otherwise good luck)
|
|
|
|
|
|
### Version of HDL compatible with v3.3 software, tag: wr-switch-sw-v3.3
|
|
|
|
|
|
The following steps are needed to simulate the switch
|
|
|
|
|
|
1. Clone the repo with submodules
|
|
|
git clone --recursive
|
|
|
git:https://www.ohwr.org/white-rabbit/wr-switch-hdl.git
|
|
|
2. Checkout tag that is compatible with v3.3 software
|
|
|
(wr-switch-sw-v3.3) and updates submodules
|
|
|
git checkout wr-switch-sw-v3.3
|
|
|
git submodules update
|
|
|
3. Add symbolic link in sim to wr-cores simulation drivers:
|
|
|
cd sim
|
|
|
ln -s ../ip\_cores/wr-cores/sim wr-hdl
|
|
|
4. Enter testbench/scb\_top and generate makefiles using HDLmake
|
|
|
cd testbench/scb\_top
|
|
|
hdlmake --make-sim
|
|
|
5. This should result in generation of proper Makefile, now you can
|
|
|
simulate by running run.do script
|
|
|
do run.do
|
|
|
6. This will probably not finish successfully since the repo does not
|
|
|
contain wave.do file
|
|
|
7. The switch does not allow traffic through due to some bugs in
|
|
|
simulation, corrected in
|
|
|
V4
|
|
|
|
|
|
### Version of HDL compatible with v4 software (currently master, once released will be wr-switch-sw-v4)
|
|
|
|
|
|
The following steps are needed to simulate the switch
|
|
|
|
|
|
1. Clone the repo with submodules
|
|
|
git clone --recursive
|
|
|
git:https://www.ohwr.org/white-rabbit/wr-switch-hdl.git
|
|
|
2. Add symbolic link in sim to wr-cores simulation drivers:
|
|
|
cd sim
|
|
|
ln -s ../ip\_cores/wr-cores/sim wr-hdl
|
|
|
3. Enter testbench/scb\_top and generate makefiles using HDLmake
|
|
|
cd testbench/scb\_top
|
|
|
hdlmake --make-sim
|
|
|
4. This should result in generation of proper Makefile, now you can
|
|
|
simulate by running run.do script
|
|
|
do run.do
|
|
|
5. This will probably not finish successfully since the repo does not
|
|
|
contain wave.do file
|
|
|
|
|
|
|
|
|
|
... | ... | |