... | @@ -29,7 +29,7 @@ Result utilization for of switch HDL on Xilinx Ultrascale+ FPGA is presented bel |
... | @@ -29,7 +29,7 @@ Result utilization for of switch HDL on Xilinx Ultrascale+ FPGA is presented bel |
|
![10g_redundancy](uploads/bc7be1c9c1044bf4140ed7bce51abf72/10g_redundancy.png)<br />
|
|
![10g_redundancy](uploads/bc7be1c9c1044bf4140ed7bce51abf72/10g_redundancy.png)<br />
|
|
(post-synthesis report)
|
|
(post-synthesis report)
|
|
|
|
|
|
![wrs_10g_redundancy_after_implementation](https://ohwr.org/project/wr-switch-hdl/wikis/uploads/a0ba5a6b54360fe24355c91d0ab3eead/wrs_10g_redundancy_after_implementation.PNG)
|
|
![wrs_10g_redundancy_after_implementation](https://ohwr.org/project/wr-switch-hdl/wikis/uploads/a0ba5a6b54360fe24355c91d0ab3eead/wrs_10g_redundancy_after_implementation.PNG)<br />
|
|
(post-implementation report)<br />
|
|
(post-implementation report)<br />
|
|
|
|
|
|
|
|
|
... | | ... | |