... | @@ -5,7 +5,26 @@ The aim of this project is to evaluate resourcesrequired to run wr switch HDL on |
... | @@ -5,7 +5,26 @@ The aim of this project is to evaluate resourcesrequired to run wr switch HDL on |
|
|
|
|
|
## Results
|
|
## Results
|
|
|
|
|
|
Based on the code in this repository, a short report was created [WRS resource utilisation on Xilinx US+ FPGA](uploads/6cb9b1abf6696472f5fb4c0eb661a0ef/main.pdf) (see `doc/report/` in the repository).
|
|
Based on the code in this repository, a short report was prepared: [WRS resource utilisation on Xilinx US+ FPGA](uploads/6cb9b1abf6696472f5fb4c0eb661a0ef/main.pdf) (see `doc/report/` in the repository).
|
|
|
|
|
|
|
|
Result utilization for of switch HDL on Xilinx Ultrascale+ FPGA is presented below (details in the report):
|
|
|
|
|
|
|
|
|
|
|
|
**Switch with 1GbE and no redundancy features (proposed_master)**
|
|
|
|
|
|
|
|
![1g_noredundancy](uploads/92536a9a5dfceec2ae72f583d0e387db/1g_noredundancy.png)
|
|
|
|
|
|
|
|
**Switch with 1GbE and redundancy features (data and timing)**
|
|
|
|
|
|
|
|
![1g_redundancy_3](uploads/7abe2fb68cdda3f481fab61900d7531c/1g_redundancy_3.png)
|
|
|
|
|
|
|
|
**Switch with 10GbE and no redundancy features**
|
|
|
|
|
|
|
|
![10g_noredundancy](uploads/594f892788fd26e124fe07ed7550561a/10g_noredundancy.png)
|
|
|
|
|
|
|
|
**Switch with 10GbE and redundancy features (data and timing)**
|
|
|
|
|
|
|
|
![10g_redundancy_2](uploads/f4aaa773fee1474c8c340ef70d775138/10g_redundancy_2.png)
|
|
|
|
|
|
## General question about project
|
|
## General question about project
|
|
|
|
|
... | | ... | |