-
Dimitris Lampridis authored
This guarantees that the 125MHz ref clock and the 62.5MHz system clock will be phase aligned. (This only affects g_fpga_family = spartan6, when g_use_default_plls = true)
f9ab6b4e
Name |
Last commit
|
Last update |
---|---|---|
bin | ||
board | ||
ip_cores | ||
modules | ||
platform | ||
sim | ||
syn | ||
testbench | ||
top | ||
.gitignore | ||
.gitmodules | ||
Manifest.py |