• Dimitris Lampridis's avatar
    modules/wr_pps_gen: add PPS mask/unmask bit in ESCR register. · 6701c407
    Dimitris Lampridis authored
    By default, the bit is zero (masked), which means that PPS signal output is masked
    when the link status is not ok. This is useful to pervent spurious PPS when in GM
    or SLAVE mode and the link goes down.
    
    When the bit is set, then a PPS is always generated (as long as the PPS valid bit
    in the ESCR register is set). This is useful in free-running master mode.
    6701c407
Name
Last commit
Last update
ip_cores Loading commit data...
modules Loading commit data...
platform Loading commit data...
sim Loading commit data...
syn/spec_1_1/wr_core_demo Loading commit data...
testbench Loading commit data...
top Loading commit data...
.gitignore Loading commit data...
.gitmodules Loading commit data...
Manifest.py Loading commit data...