Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
2
Merge Requests
2
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Repository
0c08bdb288e446afd246eb0696b92fbbedfaaf0a
Switch branch/tag
wr-cores
platform
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
platform/xilinx: aux clocks from PLL_BASE can go through BUFG or not
· edd3bd31
Grzegorz Daniluk
authored
Jan 22, 2019
edd3bd31
Name
Last commit
Last update
..
altera
Loading commit data...
xilinx
Loading commit data...
Manifest.py
Loading commit data...