platform/xilinx: Pass the 125MHz ref clock through the system clock PLL.
This guarantees that the 125MHz ref clock and the 62.5MHz system clock will be phase aligned. (This only affects g_fpga_family = spartan6, when g_use_default_plls = true)
Showing
Please
register
or
sign in
to comment