Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
c2f6d4a4
Commit
c2f6d4a4
authored
Nov 19, 2019
by
Pascal Bos
Browse files
Options
Browse Files
Download
Plain Diff
fixed confilcts
parents
0d019253
7180fa4c
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
8 additions
and
4 deletions
+8
-4
kc705.xdc
board/kc705/kc705.xdc
+5
-0
wr_kc705_pkg.vhd
board/kc705/wr_kc705_pkg.vhd
+0
-2
xwrc_board_kc705.vhd
board/kc705/xwrc_board_kc705.vhd
+3
-2
No files found.
board/kc705/kc705.xdc
View file @
c2f6d4a4
...
...
@@ -47,8 +47,13 @@ set_property IOSTANDARD LVCMOS25 [get_ports dac_dmtd_sclk_o]
create_clock -period 33.333 -name dac_dmtd_sclk_o -waveform {0.000 16.667} [get_ports dac_dmtd_sclk_o]
<<<<<<< HEAD
#set_property PACKAGE_PIN G12 [get_ports areset_i]
#set_property IOSTANDARD LVCMOS25 [get_ports areset_i]
=======
set_property PACKAGE_PIN G12 [get_ports areset_i]
set_property IOSTANDARD LVCMOS25 [get_ports areset_i]
>>>>>>> 7180fa4c971e0b4efea037c38ccc25415ffa23b6
set_property PACKAGE_PIN D27 [get_ports clk_20m_vcxo_n_i]
#set_property IOSTANDARD LVDS_25 [get_ports clk_20m_vcxo_n_i]
...
...
board/kc705/wr_kc705_pkg.vhd
View file @
c2f6d4a4
...
...
@@ -76,7 +76,6 @@ package wr_kc705_pkg is
rst_ref_62m5_n_o
:
out
std_logic
;
pci_clk_i
:
in
std_logic
;
dac_refclk_cs_n_o
:
out
std_logic
;
dac_refclk_sclk_o
:
out
std_logic
;
dac_refclk_din_o
:
out
std_logic
;
...
...
@@ -289,5 +288,4 @@ component wrc_board_kc705 is
end
component
;
end
wr_kc705_pkg
;
board/kc705/xwrc_board_kc705.vhd
View file @
c2f6d4a4
...
...
@@ -106,7 +106,6 @@ entity xwrc_board_kc705 is
pci_clk_i
:
in
std_logic
;
---------------------------------------------------------------------------
-- Shared SPI interface to DACs
---------------------------------------------------------------------------
...
...
@@ -266,7 +265,7 @@ architecture struct of xwrc_board_kc705 is
signal
clk_pll_dmtd
:
std_logic
;
signal
pll_locked
:
std_logic
;
signal
clk_10m_ext
:
std_logic
;
-- Reset logic
signal
areset_edge_ppulse
:
std_logic
;
signal
rst_62m5_n
:
std_logic
;
...
...
@@ -477,6 +476,8 @@ begin -- architecture struct
uart_txd_o
=>
uart_txd_o
,
wb_slave_o
=>
wb_slave_o
,
wb_slave_i
=>
wb_slave_i
,
aux_master_o
=>
open
,
aux_master_i
=>
cc_dummy_master_in
,
owr_pwren_o
=>
open
,
owr_en_o
=>
onewire_en
,
owr_i
=>
onewire_in
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment