Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
White Rabbit core collection
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
30
Issues
30
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
White Rabbit core collection
Commits
34b65c38
Commit
34b65c38
authored
Dec 12, 2012
by
Tomasz Wlostowski
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
top/spec_1_1/wr_core_demo: fix I2C/DIO pin assignment
parent
4e239765
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
12 additions
and
6 deletions
+12
-6
spec_top.ucf
top/spec_1_1/wr_core_demo/spec_top.ucf
+3
-3
spec_top.vhd
top/spec_1_1/wr_core_demo/spec_top.vhd
+9
-3
No files found.
top/spec_1_1/wr_core_demo/spec_top.ucf
View file @
34b65c38
...
...
@@ -33,9 +33,9 @@ NET "SI570_CLK_N_i" LOC = F15;
NET "SI570_CLK_N_i" IOSTANDARD = "LVDS_25";
NET "SI570_CLK_P_i" LOC = F14;
NET "SI570_CLK_P_i" IOSTANDARD = "LVDS_25";
NET "SI570_SCL_b" LOC = A
A14
;
NET "SI570_SCL_b" LOC = A
18
;
NET "SI570_SCL_b" IOSTANDARD = "LVCMOS25";
NET "SI570_SDA_b" LOC = A
B14
;
NET "SI570_SDA_b" LOC = A
17
;
NET "SI570_SDA_b" IOSTANDARD = "LVCMOS25";
...
...
@@ -57,7 +57,7 @@ NET "SFP_MOD_DEF2_b" LOC = G16;
NET "SFP_MOD_DEF2_b" IOSTANDARD = "LVCMOS25";
NET "SFP_RATE_SELECT_b" LOC = H14;
NET "SFP_RATE_SELECT_b" IOSTANDARD = "LVCMOS25";
NET "SFP_TX_FAULT_i" LOC =
A17
;
NET "SFP_TX_FAULT_i" LOC =
B18
;
NET "SFP_TX_FAULT_i" IOSTANDARD = "LVCMOS25";
NET "SFP_TX_DISABLE_o" LOC = F17;
NET "SFP_TX_DISABLE_o" IOSTANDARD = "LVCMOS25";
...
...
top/spec_1_1/wr_core_demo/spec_top.vhd
View file @
34b65c38
...
...
@@ -738,7 +738,7 @@ begin
pps_p_o
=>
pps
,
pps_led_o
=>
pps_led
,
dio_o
=>
dio_out
(
4
downto
1
),
--
dio_o => dio_out(4 downto 1),
rst_aux_n_o
=>
open
);
...
...
@@ -900,9 +900,15 @@ begin
dio_out
(
0
)
<=
pps
;
dio_oe_n_o
(
0
)
<=
'0'
;
dio_out
(
1
)
<=
clk_si570
;
dio_out
(
2
)
<=
clk_125m_pllref
;
dio_out
(
3
)
<=
clk_si570
;
dio_out
(
4
)
<=
clk_si570
;
dio_oe_n_o
(
2
downto
1
)
<=
(
others
=>
'0'
);
dio_oe_n_o
(
3
)
<=
'
1
'
;
-- for external 1-PPS
dio_oe_n_o
(
4
)
<=
'
1
'
;
-- for external 10MHz clock
dio_oe_n_o
(
3
)
<=
'
0
'
;
-- for external 1-PPS
dio_oe_n_o
(
4
)
<=
'
0
'
;
-- for external 10MHz clock
dio_onewire_b
<=
'0'
when
owr_en
(
1
)
=
'1'
else
'Z'
;
owr_i
(
1
)
<=
dio_onewire_b
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment