Skip to content

W
White Rabbit core collection
Commit 2e277e2a authored by Grzegorz Daniluk's avatar Grzegorz Daniluk
Browse files
Options

wr_core: enlarge RAM size to 80kB

parent abeeb4fd
Hide whitespace changes
Inline Side-by-side
Showing with 4 additions and 4 deletions
modules/wrc_core/wr_core.vhd
View file @ 2e277e2a
......@@ -67,7 +67,7 @@ entity wr_core is
g_rx_buffer_size : integer := 1024;
g_dpram_initf : string := "";
g_dpram_initv : t_xwb_dpram_init := c_xwb_dpram_init_nothing;
g_dpram_size : integer := 16384; --in 32-bit words
g_dpram_size : integer := 20480; --in 32-bit words
g_interface_mode : t_wishbone_interface_mode := PIPELINED;
g_address_granularity : t_wishbone_address_granularity := WORD
);
......
modules/wrc_core/xwr_core.vhd
View file @ 2e277e2a
......@@ -54,7 +54,7 @@ entity xwr_core is
g_ep_rxbuf_size : integer := 1024;
g_dpram_initf : string := "";
g_dpram_initv : t_xwb_dpram_init := c_xwb_dpram_init_nothing;
g_dpram_size : integer := 16384; --in 32-bit words
g_dpram_size : integer := 20480; --in 32-bit words
g_interface_mode : t_wishbone_interface_mode := CLASSIC;
g_address_granularity : t_wishbone_address_granularity := WORD
);
......
top/spec_1_1/wr_core_demo/spec_top.vhd
View file @ 2e277e2a
......@@ -236,7 +236,7 @@ architecture rtl of spec_top is
g_aux_clks : integer := 1;
g_ep_rxbuf_size : integer := 1024;
g_dpram_initf : string := "";
g_dpram_size : integer := 16384; --in 32-bit words
g_dpram_size : integer := 20480; --in 32-bit words
g_interface_mode : t_wishbone_interface_mode := CLASSIC;
g_address_granularity : t_wishbone_address_granularity := WORD
);
......@@ -761,7 +761,7 @@ begin
g_aux_clks => 1,
g_ep_rxbuf_size => 1024,
g_dpram_initf => "",
g_dpram_size => 16384,
g_dpram_size => 20480, --16384,
g_interface_mode => PIPELINED,
g_address_granularity => WORD)
port map (
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment