Skip to content
GitLab
Explore
Sign in
Projects
White Rabbit core collection
Repository
wr-cores
modules
wr_softpll_ng
wr_softpll_ng.vhd
Find file
Blame
History
Permalink
wr_softpll_ng: added optional /2 divider on clock inputs (FPGA routability improvement)
· f1c00720
Tomasz Wlostowski
authored
May 02, 2012
f1c00720