It seems that pll_aux_locked is in clk_sys clock domain. When
synthesising cute for BTrain I had timing errors in the 10MHz
generation process. This commit fixes the timing issues.