... | ... | @@ -39,8 +39,9 @@ The repo is organized as follows: |
|
|
|
|
|
## Coding style
|
|
|
|
|
|
In general, the OHR VHDL coding guidelines should be followed. However,
|
|
|
due to large complexity of some of the modules, there are some
|
|
|
In general, the [OHR VHDL coding
|
|
|
guidelines](https://www.ohwr.org/project/hdl-core-lib/wikis/Documents/VHDL-coding-guidelines) should be followed.
|
|
|
However, due to large complexity of some of the modules, there are some
|
|
|
exceptions:
|
|
|
|
|
|
\* you must not prefix signals with `s_`.
|
... | ... | |