|
|
# Development
|
|
|
|
|
|
## Repo layout:
|
|
|
The repository contains only generic and reusable White Rabbit cores, which should not be tied to any particular piece of hardware. If there are any platform dependencies, the platform-specific part should be clearly separated from the generic part.
|
|
|
## Repo layout
|
|
|
|
|
|
The repository contains only generic and reusable White Rabbit cores,
|
|
|
which should not be tied to any particular piece of hardware. If there
|
|
|
are any platform dependencies, the platform-specific part should be
|
|
|
clearly separated from the generic part.
|
|
|
|
|
|
The repo is organized as follows:
|
|
|
|
... | ... | @@ -19,7 +23,7 @@ The repo is organized as follows: |
|
|
synthesized for the SPEC 1.1. card. FPGA pin assignment files should
|
|
|
be also stored in top/ subdirectory.
|
|
|
|
|
|
## Coding style:
|
|
|
## Coding style
|
|
|
|
|
|
In general, the OHR VHDL coding guidelines should be followed. However,
|
|
|
due to large complexity of some of the modules, there are some
|
... | ... | |