Skip to content

Board vfc hd · Changes

Page history
typos and minor corrections authored by Dimitris Lampridis's avatar Dimitris Lampridis
Hide whitespace changes
Inline Side-by-side
Board-vfc-hd.md
View page @ c9a2205d
......@@ -112,19 +112,19 @@ particular), not all ports are required.
<td align="center">clk_board_125m_i</td>
<td>in</td>
<td>std_logic</td>
<td>125 MHz clock input from the VFC-HD board (OSC2 output).</td>
<td>125 MHz clock input from the VFC-HD board (OSC2 output on the board).</td>
</tr>
<tr class="even">
<td align="center">clk_board_20m_i</td>
<td>in</td>
<td>std_logic</td>
<td>20 MHz clock input from the VFC-HD board (OSC3 output).</td>
<td>20 MHz clock input from the VFC-HD board (OSC3 output on the board).</td>
</tr>
<tr class="odd">
<td align="center">areset_n_i</td>
<td>in</td>
<td>std_logic</td>
<td>Reset input, active low. Can be asynchronous.)</td>
<td>Reset input, active low. Can be asynchronous.</td>
</tr>
<tr class="even">
<td align="center">clk_sys_62m5_o</td>
......