... | ... | @@ -3,15 +3,16 @@ |
|
|
-----
|
|
|
|
|
|
The [WhiteRabbit (WR) PTP core
|
|
|
project](https://www.ohwr.org/project/wr-cores/wikis) provides support
|
|
|
for the [VFC-HD board](https://www.ohwr.org/project/vfc-hd/wikis), an
|
|
|
FMC carrier board based on an Arria V FPGA from Altera.
|
|
|
project](https://www.ohwr.org/project/wr-cores/wikis) provides a board
|
|
|
support package (BSP) for the [VFC-HD
|
|
|
board](https://www.ohwr.org/project/vfc-hd/wikis), an FMC carrier board
|
|
|
based on an Arria V FPGA from Altera.
|
|
|
|
|
|
## Gateware
|
|
|
|
|
|
The main ingredient of the WR PTP core is the FPGA gateware. The WR PTP
|
|
|
core in the form of a parametrisable VHDL module, to be instantiated in
|
|
|
your own design.
|
|
|
The main ingredient of the BSP is the FPGA gateware, which comes in the
|
|
|
form of a parametrisable VHDL module, to be instantiated in your own
|
|
|
design.
|
|
|
|
|
|
By using this module, the user gains the benefit of instantiating all
|
|
|
the necessary components of the WR PTP core (including the core itself,
|
... | ... | |