Skip to content
GitLab
Explore
Sign in
Projects
White Rabbit core collection
Repository
wr-cores
modules
timing
oserdes_4_to_1.vhd
Find file
Blame
History
Permalink
Add 10MHz output through ext_clk pin.
· 56003f97
li hongming
authored
Aug 30, 2018
and
Grzegorz Daniluk
committed
Jan 21, 2019
56003f97