Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
Wishbone slave generator
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
24
Issues
24
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Wishbone slave generator
Issues
Open
24
Closed
2
All
26
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Popularity
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
Error while generating documentation
#25
· opened
Jan 21, 2013
by
Benoit Rat
bug
1
updated
Feb 12, 2019
Add "_p" suffixes to monostable registers
#23
· opened
Dec 06, 2013
by
Theodor-Adrian Stana
feature
0
updated
Feb 12, 2019
IRQ start address
#22
· opened
May 19, 2014
by
Tom Levens
0
updated
Feb 12, 2019
Incoherence between filename and package name when using -p option
#21
· opened
Apr 02, 2015
by
Projects
bug
0
updated
Feb 12, 2019
Add the component declaration in the generated package
#20
· opened
Apr 02, 2015
by
Projects
feature
0
updated
Feb 12, 2019
Add an option to generate wishbone interface based on records
#19
· opened
Apr 02, 2015
by
Projects
feature
0
updated
Feb 12, 2019
8-bit memory byte write
#18
· opened
Jul 03, 2016
by
Tom Levens
0
updated
Feb 12, 2019
RAM access mode
#17
· opened
Jul 03, 2016
by
Tom Levens
0
updated
Feb 12, 2019
Register write/read strobe output
#16
· opened
Jul 05, 2016
by
Tom Levens
0
updated
Feb 12, 2019
Several small changes suggestion
#15
· opened
Aug 25, 2016
by
Jan Pospisil
1
updated
Feb 12, 2019
CamelCase support
#14
· opened
Aug 25, 2016
by
Jan Pospisil
0
updated
Feb 12, 2019
Warning/Error on PASS_THROUGH & (access_bus = READ_WRITE)
#13
· opened
Aug 25, 2016
by
Jan Pospisil
0
updated
Feb 12, 2019
Bad polarity of reset
#12
· opened
Aug 25, 2016
by
Jan Pospisil
0
updated
Feb 12, 2019
Memory interface as a record in VHDL
#11
· opened
Aug 25, 2016
by
Jan Pospisil
0
updated
Feb 12, 2019
No _i/o suffixes for record elements
#10
· opened
Aug 25, 2016
by
Jan Pospisil
0
updated
Feb 12, 2019
TYPE support for RAMs
#9
· opened
Aug 25, 2016
by
Jan Pospisil
0
updated
Feb 12, 2019
HMTL filed name formating
#8
· opened
Aug 25, 2016
by
Jan Pospisil
1
updated
Feb 12, 2019
SDB support
#7
· opened
Aug 25, 2016
by
Jan Pospisil
0
updated
Feb 12, 2019
MEM *_rd_i strobe is useless
#6
· opened
Aug 25, 2016
by
Jan Pospisil
1
updated
Feb 12, 2019
Incorrect *_load_o behaviour?
#5
· opened
Aug 25, 2016
by
Jan Pospisil
0
updated
Feb 12, 2019
Prev
1
2
Next