VHDL code generator: use separate records for in and out registers to avoid…
VHDL code generator: use separate records for in and out registers to avoid problems with tristate2logic in XIlinx tools git-svn-id: http://svn.ohwr.org/wishbone-gen@26 4537843c-45c2-4d80-8546-c3283569414f
Showing
Please
register
or
sign in
to comment