Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
W
White Rabbit
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 5
    • Issues 5
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • White Rabbit
  • Issues
  • #20

Closed
Open
Opened Apr 02, 2012 by Tomasz Wlostowski@twlostow
  • Report abuse
  • New issue
Report abuse New issue

V3 SCH/PCB: connect 10 MHz external reference to a GCLK FPGA pin

Add a 0-ohm resistor (mounted by default) connecting the REF_10M net to any 3.3V GCLK pin of the FPGA. This is required for efficient operation of BB phase detector locking the 125 MHz ethernet clock to external 10 MHz reference. The C185 connecting REF_10M to AD9516 should not be mounted by default.

Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
No due date
1
Labels
bug
Assign labels
  • View project labels
Reference: project/white-rabbit#20