... | ... | @@ -218,8 +218,19 @@ at 125MHz, but the gateware have been modify during the production. |
|
|
Therefore some old box are still labeled with 125 MHz. On the new box,
|
|
|
you will find this output labeled as CLK (OUT).
|
|
|
|
|
|
??Author: Benoit Rat, [Seven
|
|
|
Solutions](www.sevensols.com??)
|
|
|
??Author: Benoit Rat, [Seven Solutions](www.sevensols.com??)
|
|
|
|
|
|
### Q: Is it possible to generate 10MHz clock from WR Switch ?
|
|
|
|
|
|
A: Unfortunately it's not possible right now. WR Switch outputs only
|
|
|
62.5MHz clock signal. However, one can generate 10MHz aligned to WR time
|
|
|
using the
|
|
|
[FineDelay](https://www.ohwr.org/project/fmc-delay-1ns-8cha/wiki) FMC
|
|
|
with a carrier ([SPEC](https://www.ohwr.org/project/spec) or
|
|
|
[SVEC](https://www.ohwr.org/project/svec)).
|
|
|
|
|
|
??Author: Grzegorz Daniluk,
|
|
|
[CERN](http://cern.ch??)
|
|
|
|
|
|
### Q: Could the WR switch be used as Open Compute Project *open source switch*?
|
|
|
|
... | ... | |