Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
V
VME64x core
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 0
    • Issues 0
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • VME64x core
  • Wiki
  • Users

Users

Last edited by Erik van der Bij May 13, 2020
Page history

Users of the VME64x core

The VME64x core can be used in many ways. If you use the core, please inform me about it.


Known users

  • CERN
    • SVEC VME FMC carrier with Fine Delay card
    • All VFC-HD based designs in BI
      • all designs in the BI group that are currently under development for installation in LS2 and LS3 (1250 VFC-HDs)
      • VFC-HD_Base - template project for developments with the VFC-HD
      • All BI designs include VFC-HD_System that has the VME core.
    • WR-BTrain designs (May 2020)
      • WR-BTrain reference designs on SVEC and VFC-HD (actually, it is not used directly in installations)
      • WR-BTrain BupDown converter on SVEC+DIO to be used after LS2 in the SPS Beam Dump by TE-ABT-EC (design included in BTrain-over-WhiteRabbit)
      • SVEC-based WR-BTrain receiver used in PS Power converters for prototyping before LS2 by TE-EPC-CCE
      • WR-BTrain receiver on VFC-HD used in Beams Instrumentation by BE-BI-IQ
      • SVEC-based WR-BTrain receiver used in PS for LLRF by BE-RF-FB
    • VFC VME FMC carrier (tested, but not used in an application)
  • GSI
    • Modified the core for the VETAR carrier using different buffers and VME (not VME64x) (May 2013, C.Prados)
      The VETAR card carrier is the new VME front-end controller (FEC) for the FAIR facility. Based on Altera FPGAs (Arria II GX), provides two Micro High Speed Terminal Strip connectors (that will be replaced with FMC connectors), fast SRAM and stored possibilities (EEPROM, Flash and parallel Flash).
  • Student projects
    • Master in VLSI design (India)

Erik van der Bij - 13 May 2020

Clone repository
  • Documents
  • Home
  • News
  • Performances
  • Faq
  • Users
  • Documents
    • Design, implementation and test of a vme to wb interface
    • Images
    • Vme64x core user guide
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.