|
|
|
# White Rabbit Timing Receiver in PCIe format
|
|
|
|
# White Rabbit Timing Receiver in PCIe Format
|
|
|
|
|
|
|
|
## Project description
|
|
|
|
## Project Description
|
|
|
|
|
|
|
|
A White Rabbit Timing Receiver in PCIe (PCI Express) format.
|
|
|
|
|
|
|
|
**Below is only a template, based on the [TR-PMC] (https://www.ohwr.org/project/tr-pmc/wikis). Please modify**
|
|
|
|
|
|
|
|
[](/uploads/6e3e74aaa8c793db9583d4c466ae91f7/FTRN_PMC_REVA_2015-07-13_prototype-front_highres.jpg)
|
|
|
|
*Figure 1: The first prototype of the PMC form factor
|
|
|
|
(REVA\_2015-07-13).*
|
|
|
|
A White Rabbit Timing Receiver in PCIe format.
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Main features
|
|
|
|
## Main Features
|
|
|
|
|
|
|
|
- FPGA
|
|
|
|
- Altera Arria V GX (5AGXMA3D4F27I3N)
|
| ... | ... | @@ -28,37 +22,41 @@ A White Rabbit Timing Receiver in PCIe (PCI Express) format. |
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Project information
|
|
|
|
## Project Information
|
|
|
|
|
|
|
|
- Design files
|
|
|
|
- [Design files](https://www.ohwr.org/project/tr-amc/tree/master)
|
|
|
|
- [FPGA source code](https://github.com/GSI-CS-CO/bel_projects)
|
|
|
|
- [Hardware commissioning guide](https://www-acc.gsi.de/wiki/Timing/TimingSystemAMCTestingAndCommissioning)
|
|
|
|
- [Description of the General Machine Timing System (GMT) @
|
|
|
|
GSI](https://www-acc.gsi.de/wikis/pub/Timing/TimingSystemDocuments/GMT_Description_v3-1.pdf).
|
|
|
|
GSI](https://www-acc.gsi.de/wiki/pub/Timing/TimingSystemDocuments/GMT_Description_v3-1.pdf).
|
|
|
|
- [Description of Timing Receivers for the
|
|
|
|
GMT](https://www-acc.gsi.de/wikis/pub/Timing/TimingSystemDocuments/GMT_TR_Description-v3.2.pdf).
|
|
|
|
GMT](https://www-acc.gsi.de/wiki/pub/Timing/TimingSystemDocuments/GMT_TR_Description-v3.2.pdf).
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Contacts
|
|
|
|
|
|
|
|
### Commercial producers
|
|
|
|
### Commercial Producers
|
|
|
|
|
|
|
|
- [Cosylab](http://www.cosylab.com), Slovenia
|
|
|
|
|
|
|
|
### General question about project
|
|
|
|
### General Question About the Project
|
|
|
|
|
|
|
|
- [Alexander Hahn](mailto:a.hahn@gsi.de) -
|
|
|
|
[GSI](https://www.gsi.de/en), Germany
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
## Status
|
|
|
|
|
|
|
|
|**Date**|**Event**|
|
|
|
|
|----|----|
|
|
|
|
|10-10-19|Design based on the [tr-pmc](https://www.ohwr.org/project/tr-pmc/wikis) in PMC-format started. |
|
|
|
|
## FPGA Gateware
|
|
|
|
|
|
|
|
`git clone https://github.com/GSI-CS-CO/bel_projects.git`
|
|
|
|
|
|
|
|
`README.md => See "Build Gateware(s)"`
|
|
|
|
|
|
|
|
-----
|
|
|
|
|
|
|
|
10 October 2019 |
|
|
|
## Status
|
|
|
|
|
|
|
|
|**Date**|**Event**|
|
|
|
|
|----|----|
|
|
|
|
|21-10-2017|Created project and repository on OHWR| |
