... | ... | @@ -67,13 +67,7 @@ core for Xilinx Spartan-6 FPGAs. |
|
|
[spec](https://www.ohwr.org/project/spec) and
|
|
|
[fmc-dio-5chttla.](https://www.ohwr.org/project/fmc-dio-5chttla).
|
|
|
- Documentation for users of the core.
|
|
|
- Demonstration design for the SPEC
|
|
|
board.
|
|
|
|
|
|
# Envisioned applications
|
|
|
|
|
|
- [fmc-delay-1ns-8cha](https://www.ohwr.org/project/fmc-delay-1ns-8cha)
|
|
|
- [fmc-tdc](https://www.ohwr.org/project/fmc-tdc)
|
|
|
- Demonstration design for the SPEC board.
|
|
|
|
|
|
# Status
|
|
|
|
... | ... | @@ -85,15 +79,15 @@ core for Xilinx Spartan-6 FPGAs. |
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>18/07/2011</td>
|
|
|
<td>Project started</td>
|
|
|
<td>Project started.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>28/07/2011</td>
|
|
|
<td>Specification written</td>
|
|
|
<td>Specification written.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>01/08/2011</td>
|
|
|
<td>Development started</td>
|
|
|
<td>Development started.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>05/08/2011</td>
|
... | ... | @@ -102,3 +96,8 @@ core for Xilinx Spartan-6 FPGAs. |
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
# Envisioned applications
|
|
|
|
|
|
- [fmc-delay-1ns-8cha](https://www.ohwr.org/project/fmc-delay-1ns-8cha)
|
|
|
- [fmc-tdc](https://www.ohwr.org/project/fmc-tdc)
|
|
|
|