Perform test synthesis/P&R with the new pin assignment

DL: Have you tried this pin mapping and IO standards in ISE and Vivado?