Skip to content
GitLab
Explore
Sign in
Projects
Simple VME FMC Carrier SVEC
Repository
svec
hdl
top
ddr_test
svec_afpga_top.vhd
Find file
Blame
History
Permalink
DDR memories access an address and a data register.
· 0891b874
Matthieu Cattin
authored
Sep 05, 2012
An address counter is automatically incremented on data r/w.
0891b874