... | ... | @@ -162,12 +162,13 @@ diagram](https://ohwr.org/project/svec/uploads/e234fa371e49b0d8f0311cdd236df19c/ |
|
|
|13-06-2019|Will design a new board [SVEC7](https://ohwr.org/project/svec7/wikis) with DDR3 SIM memory (higher bandwidth), another FPGA and resolving certain obsolescence issues|
|
|
|
|25-10-2021|New board project [SVEC7](https://ohwr.org/project/svec7/wikis) on hold for a year.|
|
|
|
|06-03-2024|No plans to make a new design. No plans for new productions. Project end. |
|
|
|
|09-08-2024|CERN purchased the last SVECs that were in stock at the commercial producer Janz Tec.|
|
|
|
|
|
|
|
|
|
[Complete status](complete-status)
|
|
|
|
|
|
-----
|
|
|
|
|
|
Erik van der Bij, Matthieu Cattin, Tomasz Wlostowski - 6 March 2024
|
|
|
Erik van der Bij, Matthieu Cattin, Tomasz Wlostowski - 9 August 2024
|
|
|
|
|
|
|